



Case Docket Number: 61282-056

Customer Number: 20277



**UTILITY PATENT APPLICATION
UNDER 37 CFR 1.53(b)**

Mail Stop Patent Application
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Transmitted herewith for filing is the patent application of:


INVENTOR: Kenichi TAJIKA, Hiroki TOMOSHIGE, Minoru ITO
FOR: CLOCK DELAY ADJUSTING METHOD OF SEMICONDUCTOR
INTEGRATED CIRCUIT DEVICE AND AND SEMICONDUCTOR
INTEGRATED CIRCUIT DEVICE FORMED BY THE METHOD

Enclosed are:

- ☒ 40 pages of specification, claims, abstract.
- ☐ Declaration and Power of Attorney.
- ☒ Priority Claimed.
- ☐ Certified copy of _____
- ☒ 8 sheets of formal drawing.
- ☐ An assignment of the invention to _____
and the assignment recordation fee.
- ☒ Information Disclosure Statement, Form PTO-1449 and references.
- ☒ Return Receipt Postcard

Respectfully submitted,

MCDERMOTT, WILL & EMERY


Michael E. Fogarty
Registration No. 36,139

600 13th Street, N.W.
Washington, DC 20005-3096
(202) 756-8000 MEF:prg
Facsimile: (202) 756-8087
Date: January 30, 2004